- SV能像V一样debug吗？ (1 篇回复)
- Vim(GVim)的Systemverilog和OVM的语法高亮显示 (5 篇回复)
- VVM与OVM的终结者---UVM出世 (8 篇回复)
- Module Level与Chip Level的Testbench的区别 (8 篇回复)
- OVM Introduction (3 篇回复)
- 学OVM应该都看些什么啊？ (24 篇回复)
- 使用OVM验证Verilog DUT（待测设计） (7 篇回复)
- OVM設計參考範例 (1 篇回复)
- (CDC) Clock-Domain Crossing Verification (0 篇回复)
- OVM 实现了可重用的验证平台 (2 篇回复)
- ISCA 2009 Session 07B Hardware Support for Monitoring (1 篇回复)
- 功能验证方法学探讨(Functional Verification Methodology) (9 篇回复)
- SPIN核心搜索与自动机理论 (1 篇回复)
- formal verification, model checking, SPIN (9 篇回复)
- 我国邮箱市场前景广阔 推动空间版邮箱升级 (0 篇回复)
- 几种典型的Testbench结构分析 (1 篇回复)
- Systemverilog中为什么没有floating point类型？ (3 篇回复)
- 使用OVM实现可重用的验证平台(Building reusable tesebench with OVM) (4 篇回复)
- Open Verification Methodology (OVM) White Paper (开放验证方法学白皮书) (2 篇回复)
- TLM驱动式设计和验证方法学新方案 (0 篇回复)
- Design and Validation of Computer Protocals, Gerard, J. Holzmann (0 篇回复)
页:
[1]